



System-Register

Rel System-Adressenregister GDTR IDTR





CPU-Register


Allgemeine Register



Segmentregister





System-Segmentregister




FPU-Register


Datenregister




Rettungsregister für Ausnahmebehandlung




Steuerregister



Fehlersuchregister




Testregister *




*: prozessorspezifische Ausstattung
i486 als Beispiel

a) MMX, 3DNow



b) SSE



Befehls-Präfix


- Wiederholung (nur bei String-Befehlen)
- Bus für Fremdzugriffe sperren (LOCK)

Adressenlänge (Address Size)

Operandenlänge (Operand Size)

Segmentregisterwahl (Segment Override)

Vorsatz- (Prefix-) Bytes (wahlweise)








Modusbyte MOD-R/M

Skalierungs-Index-Byte SIB










Steuerangaben:



- befehlsabhängig vorgesehen
- können jeweils ganz fehlen






31	8	7	6	0	
S	S	...	S	S	Byte
					Byte, ganze Zahl (mit Vorzeichen)
31	8	7	0		
0	0	...	0	0	Byte
					Byte, vorzeichenlos
31	16	15	14	0	
S	S	...	S	S	Halbwort
					Halbwort, ganze Zahl (mit Vorzeichen)
31	16	15	0		
0	0	...	0	0	Halbwort
					Halbwort, vorzeichenlos
31	30	0			
S					Wort, ganze Zahl (mit Vorzeichen)
31	0				
					Wort, vorzeichenlos
31	2	1	0		
			TAG		TAG-Wort
31	0				
Wort 0 (höherwertiges Wort)					Doppelwort
Wort 1 (niederwertiges Wort)					
31	30	23	22	0	
S	Exponent	Fraction (Signifikand, Mantisse)			Gleitkommazahl, einfache Genauigkeit
31	30	23	22	0	
S	Exponent	Fraction, höherwertiger Teil			Gleitkommazahl, doppelte Genauigkeit
				Fraction, niederwertiger Teil	
31	30	16	15	0	
S	Exponent	reserviert			Gleitkommazahl, erweiterte Genauigkeit
		Fraction, höherwertiger Teil			
		Fraction, niederwertiger Teil			
				reserviert	







TLB-Eintrag:




1 In den assoziativen Vergleich einbezogen


2 Liefert die höherwertigen Bits der physischen Adresse

Adreßumsetzung:







Seitentabellenzeiger (Page Table Pointer) PTP









Seitentabelleneintrag (Page Table Entry) PTE






Formatkennung ET (Entry Type):


- 0 : ungültig
- 1 : Seitentabellenzeiger
- 2 : Seitentabelleneintrag
- 3 : reserviert



Befehlsformate:







- | | | |
|-------|---------|-------|
| UPMC3 | SPR 941 | ... |
| UPMC4 | SPR 942 | FPR31 |
- 5** Condition Register
- | | |
|-------|---------|
| USIAR | SPR 939 |
|-------|---------|
- Monitor Control
- | | |
|--------|---------|
| UMMCR0 | SPR 936 |
| UMMCR1 | SPR 940 |
| UMMCR2 | SPR 928 |
- 3** Floating-Point Status and Control Register
- | |
|-------|
| FPSCR |
|-------|
- Breakpoint Address Mask Register
- | | |
|-------|---------|
| UBAMR | SPR 935 |
|-------|---------|
- 4** AtiVec Registers
- | | |
|------------------------------------|---------|
| AltVec Save Register | |
| VRSAVE | SPR 256 |
| Vector Status and Control Register | |
| VSCR | |
- | |
|------------------|
| Vector Registers |
| VR0 |
| VR1 |
| ... |
| VR31 |

