



Special interface adapter

10.9.86-
918-1152




Bildung der niederen 16 Adressbits

08-1152 A2/



Adressierung Segment-RAM,
 Adresseuvorauswahl Bits 15-12

018-1152 A3




RAM-Adresse


A4

X04: B03
 A1 CPU DATA 7-0
 X04: B04 BUS DATA 1
 X04: B05 BUS DATA 2
 X04: B06 BUS DATA 3
 E3 CPU CYCLE
 D2 /DATA TO BUS
 X04: A04 BUS DATA 4
 X04: B07 BUS DATA 5
 X04: B02 BUS DATA 6
 X04: A03 BUS DATA 7

BUS DATA 0
 5
 A1





DATA 7-0
 A6, B1, B6, B8



Datenbuskopplung CPU und
 Busystem



018-1152 A5




40 1150 A6

Detail PROM

A2 ADRS 10-0, 11




- D1 /SELECT ROM 4
- D1 /SELECT ROM 5
- D1 /SELECT ROM 6
- D1 /SELECT ROM 7
- D1 /ROM TO BUS



PROM-Array

B1
62-1152



B2
 018-1152

A4 RAM 4DRS 7-0

9

EG /RAS 0



EG /CAS 0

EG /DATA WP 0

EG /ECC WP 0

B2 RAM DI 14-0

Detail RAM



RAM OUTPUT 11-9 84,85

12


B3

11-2: BE
9: BC

A4 RAM WORDS 4-0

- E6 /RAS1
- E6 /CAS1
- E6 /DATA WP 1
- E6 /ECC WP 1

B2 RAM DI 11-0






RAM OUTPUT 11-0 33, 35
 11-8: B2
 8: 25


B4

M


83,84 RAM OUTPUT 9-12



RAM DATA 7-E 16



38 CONTROL REG 0




ECC EFFECTIVE 06

ECC - Konnektornetzwerk

B5
18-1152

12






B6

018-152

13 25

A3 SEGMENT RAM ADRS 3-5, 4

E7 /WRITE LO SEGMENT RAM



SEG RAM 0 A3A4 B9
 SEG RAM 1 A3A4 B9
 SEG RAM 2 A3A4 B9
 SEG RAM 3 A3, A4, B9

SEG RAM 4 A4, B9, D1
 SEG RAM 5 A4, B9
 SEG RAM 6 A4, B9
 SEG RAM 7 B9, D1


SEG RAM 8 B9, D1
 SEG RAM 9 B9, A6
 SEG RAM 10 B9, A6
 SEG RAM 11 B9, A6

SEG RAM 12 B9, A6
 SEG RAM 13 B9, D1
 SEG RAM 14 B9, D1
 SEG RAM 15 B9, B9, D1, D2, D3


Segment - RAM

B 7
018 - 1152


14





BR-1152 **BP**




CA
018-1152




C2
 018-1152




X05:A1 > 1ST SELECT LINE < X05:B13 2ND SELECT LINE




C3
018-1152



D1
E18-1152




D2
012-1152




①3
018-1152


21



018-1152




D5




018-1152

D6

24






Slave-Steuerung


E2

E2-1152




Zyklusvermittlung

E3




Ablaufsteuerung



$$\text{ECC/INSPECTION TO BUS} = \text{ECC DATA ACCESS} \& \text{ RAM TO BUS CTL} \& (\text{/READ} \vee \text{/P10} \vee \text{/BIT ACCESS})$$

E5
018-1152



E6
 018-1152