ATA I/O Adapter 8255a

Programmer's Reference / Hardware Description

Release: 1.2 vom 19. 9. 06

Purpose:

Attachment of three to five general-purpose I/O ports (8 bits each) to a parallel ATA interface (fig. 1). Three of those ports correspond to the industry standard programmable peripheral interface (PPI) 8255 (mode 0 only).

ATA I/O adapter 8255_01:

Only three 8255- like I/O ports (A, B, C). The 8255 mode register can be read back.

ATA I/O adapter 8255 02:

Five I/O ports (A...E). Ports A, B, C correspond to the 8255 PPI (mode 0). The 8255 mode register is a write-only register. The ports D and E are true general-purpose I/O ports. Under program control, each of the $2 \cdot 8 = 16$ I/O lines can be used as an input or as an output.




Fig. 1 ATA I/O adapter ICs comprising three or five I/O ports.

ATA signals supported:

- DD7...0 (8 bit data bus)
- CS0, CS1
- DA2, DA1, DA0
- DIOW, DIORD
- DMARQ, DMACK
- RESET
- CSEL

ATA signals not supported:

- DD15...8
- INTRQ, IORDY
- DASP, PDIAG

Principles of I/O port operation (1): Ports A, B, C

Those I/O ports behave like the ports of a compatible to the industry standard programmable peripheral interface (PPI) 8255, operated in mode 0. Each of the ports comprises a data register. All three ports are controlled by a common mode register (fig. 2, table 1). The bit positions 4, 3, 1, 0 control the direction of the corresponding I/O signals:

- If the mode bit is set to zero, the particular I/O port is configured as an output, the port driver being in high impedance state.
- If the mode bit is set to one, the particular I/O port is configured as an intput. The potential (low or high) on the I/O pins correspond to the content of the data register.

After reset:

Mode register positions 4, 3, 1, 0 = 0 (all I/O pins are in high impedance state); all data registers contain 00H.

7	6	5	4	3	2	1	0
1	0	0	Port A I/O	Port C _H I/O	0	Port B I/O	Port C _L I/O
	Group A					Group B	

Fig. 2 The 8255-like mode register.

Mode register bit position	I/O ports controlled			
0	Port C30 (low-order nibble)			
1	Port B70			
3	Port C74 (high-order nibble)			
4	Port A70			

Table 1 Mode register bit positions and I/O ports.

Principles of I/O port operation (2): Ports D, E

The I/O ports are similar to the typical I/O ports of well-known microcontroller families (Microchip PIC, Atmel AVR and the like). Each I/O port comprises a direction control register (DIR) and a data register (DAT). The DIR bit positions control the direction of the corresponding I/O signals (fig. 3):

- If the DIR bit is set to zero, the corresponding I/O pin is configured as an input, the pin driver being in high impedance state.
- If the DIR bit is set to one, the corresponding I/O pin is configured as an output. The potential (low or high) on the I/O pin corresponds to the bit in the DAT register.

After reset:

DIR = 00H (all I/O pins are in high impedance state), DAT = 00H.




Fig. 3 Principal structure of an I/O bit position.

ATA device selection

Via the CSEL input, the I/O adapter can be configured as device 0 (master) or device 1 (slave):

- CSEL = 0: Master (Device 0),
- CSEL = 1: Slave (Device 1).

Typically, CSEL will be wired to Low or High potential or connected to the CSEL line of the ATA interface (Cable Select).

I/O addressing

Three port addresses in the DH register are assigned to the ATA I/O adapter (fig. 4, tables 2 to 4). The 8255 ports have one common port address. The general-purpose ports have separate port addresses.

7	6	5	4	3	2	1	0
-	-	-	DEVICE	I/O Port Selection (Port Address)			

Fig. 4 DH register content.

DH register bits 3 0	I/O port
6H	Ports A, B, C
7H	Port D ^{*)}
8H	Port E ^{*)}
all other values	no effect

^{*): 8255}_02 only.

Table 2 I/O Port addressing via DH register.

I/O port selection

Writing into a register of or reading from an I/O port requires two steps:

- 1. Select the ATA device and the I/O port by writing into the DH register.
- 2. Write to or read from either the particular register of the selected port.

A port address loaded into the DH register will be retained. Therefore, if an already selected port is to be accessed, step 1 could be skipped.

C	S	Reg	ister	Addre	ss DA		Legacy ATA Ports				
1-	0-	2	1	0	Hex	Register	1	2	3	4	
1	0	0	1	0	2	Port A	1F2	172	1EA	0,17	
1	0	0	1	1	3	Port B	1F3	173	1EB	16B	
1	0	1	0	0	4	Port C	1F4	174	1EC	16C	
1	0	1	0	1	5	Mode register	1F5	175	1ED	16D	
1	0	1	1	0	6	Device selection and port address register (DH)	1F6	176	1EE	16	

Table 3 Register addressing within the 8255 ports A, B, C. Read accesses to one of the ports A, B, C will read back the potentials on the I/O pins.

C	S	Register Address DA			ss DA		L	egacy A	ATA Port	:s
1-	0-	2	1	0	Hex	Register	1	2	3	4
1	0	1	0	0	4	Data register (DAT)	1F4	174	1EC	16C
1	0	1	0	1	5	Direction control register (DIR)	1F5	175	1ED	16D
1	0	1	1	0	6	Device selection and port address register (DH)	1F6	176	1EE	16

Table 4 Register addressing within a selected general-purpose I/O port D or E (ATA I/O adapter 8255_02 only). Read accesses to either DAT or DIR addresses will read back the potentials on the I/O pins.

Write operations

A write access to one of the ATA port addresses according to table 2 will write the data byte into the DH register or into a particular register of the selected I/O port (see table 3 or 4). A write access with any other address has no effect upon the I/O adapter.

Writing to the mode register

A write access will be executed only if the bit positions 7, 6, 5, 2 in the data byte correspond to the values shown in fig. 2(1, 0, 0, 0). The mode cannot be changed. The 8255 bit set / reset format is not supported.

Read operations (1): Ports A, B, C

A read access to one of the port registers A, B, C (see table 3) will return the potentials on the corresponding I/O pins.

The result of a read access to the mode register depends on the adapter type:

- ATA I/O adapter 8255_01: The read access will deliver the contents of 8255 mode register.
- ATA I/O adapter 8255_02: The result of a read acces is not defined.

Read operations (2): Ports D, E

Contrary to the operation of some microcontroller ports (like those of the Atmel AVR controllers), only the potentials (low or high) on the I/O pins can be read back. A read access to the direction control register or to the data register will return the potentials on the corresponding I/O pins.

Read operations (3): Other addresses

If a read access is directed to the DH register or to a port address which does not belong to the allocated range of addresses (selective addressing), the adapter will not act upon the data bus. Thus, the ATA host adapter will deliver a value FFH. The result of read operations with other addresses is not defined.

Selective addressing

Selective addressing is a provision to permit attaching more than one ATA I/O adapter at one interface cable. With this feature implemented, the adapter will only react on the particular port addresses shown in table 2.

Notes:

- 1. The selective addressing feature can be omitted if the adapter will be the only ATA I/O circuit at the interface cable.
- 2. If selective addressing is not to be implemented at all, the READ_ADRS input of the ATA I/O front end is to be connected to High potential.

Diagnostic indications:

These signals are provided to drive LEDs (active low). The LEDs will show:

- Whether the adapter has been selected.
- The port address field of the DH Register (DH3...0).

ATA I/O adapter 8255_01 pinout:

Pin	Signal	Pin :	Signal
No.	_	No.	_
	PORTA<4>		PGND
	PORTA<5>		DD<0>
	PORTA<6>		PORTA<0>
4	CSEL		PGND
	PORTB<4>		CS1n
	PORTB<5>		PORTA<2>
7	PORTB<6>		GND
8	GND		PGND
9	DIOWn		PORTA<3>
	DIORn		PGND
	PGND		DA1
	PGND		REO
	SELECTEDn		RESETn
	DD<2>		PORTC<0>
	PORTA<1>		PORTA<7>
	GND		PORTC<7>
	DD<3>	59	
	PGND	60	
	DD<5>		PGND
	PGND		PORTB<7>
	DD<6>		PORTC<4>
	VCC		VCC
	PGND	65	
	DD<7>		PGND
	PGND		PORTC<5>
	PGND		PGND
	GND		CSOn
28			PORTC<6>
	TDI TMS		PORTC<1>
			PORTB<2>
30			VCC
	DH2n DH1n		PGND
			PORTB<3>
	DH3n	76	
	DD<1>		PGND
	PORTB<0>		VCC
	PGND		PGND
	DA2	80	
38 39	VCC	81	
	DD<4>		PORTC<3>
	PGND		
	DH0n	83	
42	GND	04	PORTB<1>


34	DD0 DD1	ATA	A0 A1	45 15
14 17 39 19 21 24	DD2 DD3 DD4 DD5 DD6 DD7	8255_01	A2 A3 A4 A5 A6 A7	48 51 1 2 3 57
83 53 37 69 47 10 9	DA0 DA1 DA2 CS0n CS1n DIORn DIOWn DMARQ DMACKr	n	B0 B1 B2 B3 B4 B5 B6 B7	35 84 72 75 5 6 7 62 56 71 80 82
4	CSEL RESETn		C2 C3 C4 C5 C6 C7	63 67 70 58
22 38 64 73 78 8 16 27 42 49	V _{cc}		PGND	11 12 18 20 23 25 26 36 40 43 46 50 52 61 66
76 28 29 30	REI TDI TMS TCK	SELEC	REO CTEDn DH0n DH1n DH2n DH3n TDO	68 74 77 79 54 13 41 32 31 33 59

ATA I/O adapter 8255_02 pinout:


Pin	Cianal	Din 6	rianol
No.	Signal Name	No. N	Signal
	DMACKn		PGND
	DD<1>		DD<5>
	DD<2>		DMARQ
4	REO		PORTB<2>
5	PORTD<1>		PORTB<3>
6	PORTD<6>	48	PORTB<4>
7	DH1n	49	
8	GND	50	PORTC<0>
9	DIOWn	51	PORTC<2>
10	DIORn	52	PORTD<3>
11	DD<0>	53	PORTE<0>
12	PGND	54	PORTE<2>
13	CS1n	55	CS0n
14	DA1	56	DD<4>
15	PORTA<0>	57	PGND
	GND	58	
	PORTA<1>		TDO
	PORTA<7>		GND
	PORTB<0>		PORTE<3>
	PORTB<1>		PORTE<5>
	PORTB<7>		PORTE<7>
	VCC		VCC
	PORTD<0>		DH0n
	PORTD<5>		DH011 DH211
	PORTD<7>		DH3n
	DA2		SELECTEDn
	GND		DD<3>
	TDI TMS		DAO
			PORTA<5> PORTA<6>
30			
31			VCC
	CSEL	74	
	PORTA<2>		PORTB<5>
	PORTA<3>	76	
	PORTA<4>		PORTB<6>
	PORTC<1>		VCC
	PORTC<3>	79	
38	VCC		PORTC<5>
	PORTD<4>	81	PORTC<6>
40	PORTE<1>	82	PORTC<7>
41	PORTE<4>	83	PORTD<2>
42	GND	84	PORTE<6>

11				15
2	DD0	ATA	A0	17
- 2	DD1		A1	
3	DD2 8	255_02	A2	33
67	DD3	_	A3	34
56	DD4		A4	35
44	DD5		A5	71
31	DD6		A6	72
58	000		AO	18
	DD7		A7	
70			B0	19
	DA0		B1	20
14	DA1		B2	46
26	DA2		D2	47
55			B3	48
	CS0n		B4	75
13	CS1n		B5	77
40			B6	
10	DIORn		В7	21
9	DIOWn		00	50
			CO	36
45	DMARQ		C1	51
1			C2 C3	
	DMACKn		C3	52
32	0051		C4	79
	CSEL		C5	80
74			C6	81
	RESETn		C7	82
				22
22			D0	23
38	V _{cc}		D1	5
			D2	83
64			D3	36
73			D4	39
78			D5	24
			D6	6
			D7	25
8	GND		וט	
16	0110		EO	53
27			F1	40
42			E1 E2	54
49			E3	61
49			E4	41
60				62
12			E5	84
<u>12</u> 43	PGND		E6	63
43			E7	
57			DEO	4
			REO	
76	REI			
	KEI			
		SELEC	TED	68
		SELEC		65
			DH0n	7
			DH1n	
			DH2n	66
28_	TDI		DH3n	67
29	TMS		TD 0	59
30	TCK		TDO	
	1010			


The ATA interface:




8255_01 port address decoder and selective addressing:




8255_01 mode register:




8255 ports A, B:




8255_01 port C and read data selector:




8255_02 port address decoder (1) and selective addressing (8255 ports):




8255_02 port address decoder (2). Additional ports D, E:




8255_02 mode register (simplified):




8255_02 port C and read data selector:




8255_02 aditional ports D and E:




The ATA register address decoder:



One of the 8255 I/O ports (A, B, C):



Internals of a general-purpose I/O port (1). DIR and DAT registers (D, E):



Internals of a general-purpose I/O port (2): Drivers, buffers, and I/O pins (D, E):

