Literatur- und Quellenverzeichnis

Internetadressen

Auf umfangreiche Listen von Internetadressen wurde verzichtet, denn die Aktualität solcher Angaben ist naturgemäß begrenzt, und es ist einfacher, sie anzuklicken als sie aus dem Buch abzutippen. Näheres auf den Internetseiten des Verfassers:

[I1]   http://www.controllersandpcs.de

        http://www.controllersandpcnews.de

        http://www.realcomputerarchitecture.com

Die umfassende Archivseite zur Rechnerarchitektur, Elektronik und zu historischen Computern:

[I2]   http://www.bitsavers.org, vor allem das PDF-Dokumentenarchiv:

        http://www.bitsavers.org/pdf/.

Viele der historischen Texte aus dem nachfolgenden Literatur- und Quellenverzeichnis sind dort zu finden.

Lizenzbedingungen

Die hier mitgeteilten eigenen technischen Lösungen wurden zum Zwecke des Erkenntnisgewinns aus der jeweiligen theoretischen Problemstellung heraus selbständig entwickelt, ohne nach vorhandenen Lösungen und Prioritäten zu suchen (Clean Slate). Sie sind frei nutzbar (Open Source Hardware). Es gelten die Bedingungen der CERN Open Hardware License (CERN OHL). Für die Funktionsfähigkeit, die Eignung für eine beliebigen Einsatzzweck und die Freiheit von fremden Urheber- oder Schutzrechten kann keine Garantie übernommen werden. Die Lizenzbedingungen sind – zusammen mit näheren Erläuterungen – u. a. unter folgenden Internetadressen zu finden:

[I3]   https://www.ohwr.org/projects/cernohl/wiki
        https://www.ohwr.org/documents/294
        https://www.ohwr.org/licenses/cern-ohl/license_versions/v1.2

Literatur- und Quellenverzeichnis

[1]   Daylight, Edgar D.: The Dawn of Software Engineering. From Turing to Dijkstra. Loneley Scholar, 2012.

[2]   Daylight, Edgar D.: Towards a Historical Notion of 'Turing – the Father of Computer Science'. History and Philosophy of Logic, 2015 Vol. 36, No. 3, 205–228.

[3]   Copeland, Jack B. (ed.): Alan Turing's Automatic Computing Engine. Oxford University Press, 2005.

[4]   Zuse, Konrad: Der Computer – mein Lebenswerk. Springer, 1984.

[5]   Zuse, Konrad: Rückblick und Ausblick. Wiederentdeckung verschütteter Ideen aus der Pionierzeit des Computers. Vortrag auf der Tagung Workshop on Computer Architecture 22./23. Mai 1975, Erlangen.

[6]   Gilreath, William F.; Laplante, Phillip A.: Computer Architecture: A Minimalist Perspective. Kluwer, 2003.

[7]   Turing, Alan M.: On computable numbers, with an application to the Entscheidungsproblem. Proceedings of the London Mathematical Society, Series 2, 42 (1936–37), S. 230–265. Nachdruck u. a. in [9] und – mit ausführlichen Erläuterungen – in [11].

[8]   Turing, Alan M.: On computable numbers, with an application to the Entscheidungsproblem. A correction. Proceedings of the London Mathematical Society, Series 2, 43 (1937), S. 544–546. Nachdruck u. a. in [9].

[9]   Copeland, Jack B. (ed.): The Essential Turing. Clarenton Press, 2004.

[10]   Davies, Donald W.: Corrections to Turing's Universal Computing Machine. In [9], S. 103–124.

[11]   Petzold, Charles: The Annotated Turing. A Guided Tour through Alan Turing's Historic Paper on Computability and the Turing Machine. Wiley, 2008.

[12]   Church, Alonzo: An Unsolvable Problem of Elementary Number Theory. American Journal of Mathematics, 58 (1936), S. 345–363.

[13]   Church, Alonzo: The Calculi of Lambda-Conversion. Princeton University Press, 1941.

[14]   Post, Emil L: Formal Reductions of the General Combinatorial Decision Problem. American Journal of Mathematics, 65 (1943), S. 197–215.

[15]   Post, Emil L: Recursively Enumerable Sets of Positive Integers and their Decision Problems. Bulletin of the American Mathematical Society, 50 (1944), S. 284–316.

[16]   Lexikon der Mathematik, Spektrum, 2001.

[17]   Börger, E.: Computability, Complexity, Logic. Noth-Holland, 1989.

[18]   Cutland, N. J. Computability. Cambridge University Press, 1983.

[19]   Greenlaw, Raymond; Hoover , H. James: Fundamentals of the Theory of Computation. Principles and Practice. Morgan Kaufmann, 1998.

[20]   Gluschkow, V. M.: Einführung in die technische Kybernetik. Aus dem Russ. Verlag Technik, 1970.

[21]   van der Poel, W. L.: The Essential Types of Operations in an Automatic Computer. Nachrichtentechnische Fachberichte, Band 4, 1956, S. 144–145.

[22]   Acorn Risc Machine (ARM) Family Data Manual. VLSI Technology / Prentice Hall, 1990.

[23]   ARM Architecture Reference Manual. ARM Limited, 2005.

[24]   Intel Itanium Architecture Software Developer's Manual. Drei Bände. Intel Corporation. Revision 2.0, 2001.

[25]   Rojas, Raùl: Conditional Branching is not Necessary for Universal Computation in von Neumann Computer. Journal of Universal Computer Science. Vol. 2, No. 11, 1996, S. 757–767.

[26]   Rojas, Raùl: How to Make Zuse's Z3 a Universal Computer. IEEE Annals of Computing, Vol. 20, No. 3, July/September 1998, S. 51–54.

[27]   Rojas, Raùl: Die Architektur der Rechenmaschinen Z1 und Z3. August 2000.

[28]   Rojas, Raùl: Die Rechenmaschinen von Konrad Zuse. Springer, 1998.

[29]   Schweier, Ursula; Saupe, Dietmar: Funktions- und Konstruktionsprinzipen der programmgesteuerten mechanischen Rechenmaschine "Z1". Arbeitspapiere der GMD 321. Gesellschaft für Mathematik und Datenverarbeitung mbH, 1988.

[30]   Boole, George: The Mathematical Analysis of Logic. Macmillan, 1847. Reprint Thoemmes Press, 1998.

[31]   Boole, George: The Laws of Thought. 1853. Reprint Prometheus Books, 2003.

[32]   Brown, Frank M.: Boolean Reasoning. The Logic of Boolean Equations. Second Edition. Dover, 2003.

[33]   Gregg, John R.: Ones and Zeros. Understanding Boolean Algebra, Digital Circuits and the Logic of Sets. Wiley-Interscience, 1998.

[34]   Brosch, Hans-Jürgen: Architekturen zur Parallelverarbeitung auf dem Prinzip der strikten simultanen Rekursion. Habilitationsschrift. Berlin, 1990.

[35]   Glushkov, V. M.; Ignatyev, V. A.; Myasnikov, V. A.: Recursive Machines and Computing Technology. Proceedings of the IFIP Congress, 1974.

[36]   van der Poel, W. L.: A Simple Electronic Digital Computer. Applied Scientific Research, 2, 367–400.

[37]   van der Poel, Willem L.: Zebra, a simple binary computer. In Proc. ICIP, UNESCO, pages 361 – 365, 1959.

[38]   van der Poel, Willem L.: The Simple Code for Zebra. DEEL IX No. 2, August 1959, S. 31–64.

[39]   Stantec Zebra electronic digital computer. Standard Telephones and Cables Ltd., 1957.

[40]   An Outline of the Functional Design of the Stantec Zebra Computer. Standard Telephones and Cables Ltd., 1958.

[41]   An Introduction to Stantec Zebra. Standard Telephones and Cables Ltd., 1959.

[42]   Poesch, H.; Fromme, Th.: Programmorganisation bei kleinen Rechenautomaten mit innerem Programm. Zeitschrift für angewandte Mathematik und Mechanik, 34, 1954, S. 307–308.

[43]   Minima Z. Zuse K.G., 1955.

[44]   Elektronisches Rechengerät Z 22. II. Der Intern-Code. Zuse K.G., 1958.

[45]   Programmgesteuerte elektronische Rechenanlage Zuse Z 22 und Z 22 R. Programmierungsanleitung. Zuse K.G., 1960.

[46]   Klemt, Günter: Die elektronische Rechenmaschine Zuse Z 22. Hausmitteilungen Jos. Schneider & Co. Optische Werke Kreuznach. Band 12, 1960, Doppelheft 7/8, S. 74–80.

[47]   Zuse Z 23. Programmgesteuerte elektronische Rechenanlage in Transistor-Technik. Beschreibung einschließlich der Zusatzgeräte. Zuse K.G., 1963.

[48]   Zuse. 25 Jahre Entwicklung programmgesteuerter Rechenanlagen. Zuse K.G., 1961.

[49]   Introduction to the MAXQ Architecture. Application Note 3222, Maxim Integrated Products, 2004.

[50]   Benchmarking the MAXQ Instruction-Set Architecture vs. RISC Competitors. Application Note 3221, Maxim Integrated Products, 2004.

[51]   Smith, Ben: Unlocking the Secrets of the MAXQ. Application Note 3960, Maxim Integrated Products, 2007.

[52]   Corporaal, Henk: Microprocessor Architectures: From VLIW to TAA. John Wiley, 1997.

[53]   Dinman, Saul: The Direct Function Processor Concept for System Control. Computer Design Magazine, March 1970.

[54]   Turing, Alan M.: Lecture to the London Mathematical Society on 20 february 1947. In: Brian E. Carpenter and Robert W. Doran (eds.): A. M. Turing's ACE Report of 1946 and Other papers, MIT Press, 1986, S. 106–24.

[55]   Haley, A. C. D.: Deuce: A High-Speed General-Purpose Computer. The Proceedings of the Institution of Electrical Engineers, Vol. 103, Part B, Supplement No. 2, 1956, S. 165–173.

[56]   D.E.U.C.E. Programming Manual. English Electric, 1956.

[57]   G15D Programmer's Reference Manual. Bendix Computer Division, o. J.

[58]   G15D Technical Manual. Part 1 – Simplified Drawings, Part 2 – Theory of Operation. Bendix Computer Division, o. J.

[59]   Theory of Operation & Simplified Drawings for Control Data G-15 Computer. Control Data Corporation, o. J.

[60]   Matthes, Wolfgang: The ReAl Computer Architecture. Proceedings IDAACS 2007, S. 249–254.

[61]   Matthes, Wolfgang: Ressourcen statt Prozessorkerne? NTZ, Heft 7-8 2009, S. 12–16.

[62]   Matthes, Wolfgang: Resources instead of Cores? Computer Architecture News, Vol 38, No. 2 (May 2010), S. 49–63.

[63]   Matthes, Wolfgang: Resource Algebra and the Future of FPGA Technology. Circuit Cellar 317, December 2016, S. 18–27.

[64]   Turing, Alan M.: Systems of Logic Based on Ordinals. Proceedings of the London Mathematical Society, Series 2, 45 (1939), S. 161–228. Nachdruck u. a. in [9].

[65]   Reference Manual IBM 1401 Data Processing System. Form No. A24-1403-5. IBM Corporation, 1960–1962.

[66]   Honeywell Models 2040 through 2070 Programmer's Reference Manual. Honeywell Information Systems, Inc., 1973.

[67]   Philco 1000 Computer Series. Manual TM-22. Philco Corporation, 1962.

[68]   Turing, Alan M.: Intelligent Machinery: A Report by A. M. Turing. National Physical Laboratory, 1948. Nachdruck u. a. in [9].

[69]   Bass, J. E. Trends in Microcomputer Technology. Rockwell International, 1977.

[70]   Control Data 3200 Computer System Reference Manual. Control Data Corporation, 1965.

[71]   PICmicro Mid-Range MCU Family. Microchip Technology Inc., 1997.

[72]   PIC16(L)F1508/9 20-Pin Flash, 8-Bit Microcontrollers with XLP Technology. Microchip Technology Inc., 2011–2014.

[73]   PIC17C7XX High Performance 8-bit CMOS EPROM Microcontrollers with 10-bit A/D. XLP Technology. Microchip Technology Inc., 1998–2013.

[74]   PIC18(L)F67K40 64-Pin, Low Power, High Performance Microcontrollers with XLP Technology. Microchip Technology Inc., 2016–2017.

[75]   Control Data 3600 Computer System Reference Manual. Control Data Corporation, 1965.

[76]   Koopman, Philip J.: Stack Computers. The New Wave. Mountain View Press, 1989.

[77]   Barron, D. W.: PASCAL: The Language and its Implementation. Wiley, 1981.

[78]   Lindholm, Tim; Yellin, Frank: The Java Virtual Machine Specification. Addison-Wesley, 1997.

[79]   Rather, Elizabeth D.; Conklin, Edward K.: Forth Programmer's Handbook. Forth, Inc., 2007.

[80]   Rather, Elizabeth D.: Forth Application Techniques. Forth, Inc., 2008.

[81]   Rather, Elizabeth D.: VentureForth Programmers Guide. IntellaSys, 2008.

[82]   Brodie, Leo: Thinking Forth. A Language and Philosophy for Solving Problems. 2004.

[83]   The Descriptor. A definition of the B5000 information processing system. Burroughs Corporation, 1963.

[84]   B 5500 Information Processing Systems Reference Manual. Burroughs Corporation, 1964.

[85]   B 7700 Information Processing Systems Reference Manual. Burroughs Corporation, 1976.

[86]   Organick, Elliott I.: Computer System Organization. The B5700/B6700 Series. Academic Press, 1973.

[87]   HP 3000 Computer Systems Machine Instruction Set Reference Manual. Hewlett-Packard, 1984.

[88]   Buckle, J. K.: The ICL 2900 Series. Macmillan, 1978.

[89]   Doran, R. W.: The ICL 2900 computer architecture. Computer Architecture News, September 1976, S. 24–47.

[90]   The Transputer Databook. Inmos Limited, 1989.

[91]   Intel 64 and IA-32 Architectures Software Developer's Manual. Drei Bände. Intel Corporation, 1997–2016.

[92]   The 8086 Family User's Manual (Numerics Supplement). Intel Corporation, 1980.

[93]   Intel Fair Applications Handbook. Intel Corporation, 1980.

[94]   Palmer, John F; Morse, Stephen P: The 8087 primer. Wiley, 1984.

[95]   Matthes, Wolfgang: Intel's i486. Architektur und Befehlsbeschreibung der xxx86er-Familie. Elektor, 1992.

[96]   M6800 Microprocessor Applications Manual. Motorola Inc., 1975.

[97]   M6800 Microprocessor Programming Manual. Motorola Inc., 1975.

[98]   8051 Single-Chip Microcomputer Architectural Specification and Functional Description. Intel Corporation, 1980.

[99] Eight-Bit 80C51 Embedded Processors Data Book. Advanced Micro Devices, 1989.

[100] C500 Microcontroller Family Architecture and Instruction Set. Users's Manual 07.96. Siemens AG, 1996.

[101] 80C51 High Performance ROMless 8-bit Microcontroller AT80C51RD2 Data Sheet. Atmel Corporation, 2009.

[102] Microcomputer Components SAB 80C517/80C537 8-Bit CMOS Single-Chip Micro-controller. User's Manual 05.94. Siemens AG, 1994.

[103] Burks, Arthur W.; Goldstine, Herman H.; v. Neumann, John: Preliminary Discussion of the Logical Design of an Electronic Computing Instrument. 2nd edition. The Institute for Advanced Study, Princeton, New Jersey, 1947. Als Appendix B in [105] enthalten.

[104] Goldstine, Herman H.; v. Neumann, John: Planning and Coding of Problems for an Electronic Computing Instrument. The Institute for Advanced Study, Princeton, New Jersey, 1948.

[105] Gruenberger, F. J.: The History of the Johnniac. Memorandum RM-5654-PR, October 1968. The RAND Corporation, Santa Monica, California, 1968.

[106] Goldstine, Herman H.; Pomerence, James E.; Smith, Charles V. L.: Final Progress Report on the Physical Realization of an Electronic Computing Instrument. The Institute for Advanced Study, Princeton, New Jersey, 1954.

[107] Melan, Wesley S.: Johnniac Programmer's Manual. Document D(L)-3958. The RAND Corporation, Santa Monica, California, 1955.

[108] Shapiro, Marvin: Johnniac Operator's Console. Document D-3518. The RAND Corporation, Santa Monica, California, 1956.

[109] Gilmore, J. T.; Peterson, H. P.; A Functional Description of the TX-0 Computer. Memorandum 6M-4789-1. Lincoln Laboratory, Massachusetts Institute of Technology, 1958.

[110] TX-0 Instruction Set. Massachusetts Institute of Technology, o. J.

[111] Olsen, K. H.; Fadiman, J. R.: TX0 Circuitry. Memorandum 6M-4561 Lincoln Laboratory, Massachusetts Institute of Technology, 1956.

[112] McKenzie, John A.: TX-0 Computer History. RLE Technical Report No. 627. Research Laboratory of Electronics, Massachusetts Institute of Technology, 1999.

[113] Control Data 160 Computer. Control Data Corporation, 1961.

[114] 160 Computer Programming Manual. Control Data Corporation, 1960.

[115] Reference Manual Control Data 160-A Computer. Control Data Corporation, 1963.

[116] Programmed Data Processor-8 Users Handbook. Digital Equipment Corporation, 1966.

[117]   Introduction to Programming PDP-8 Family Computers. Digital Equipment Corporation, 1968.

[118]   Nova Line Computers Programmer's Reference Manual. Data General, 1976.

[119]   User's Manual / Programmer's Reference microNova Computers. Data General, 1976.

[120]   Control Data 1700 Computer System Reference Manual. Control Data Corporation, 1965–1971.

[121]   1700 Programming Training Manual. Control Data Corporation, 1970.

[122]   Control Data Micro-Programmable Computer Family 1700 Enhanced Processor with Core Memory Hardware Reference Manual. Control Data Corporation, 1974–1977.

[123]   Microprogramming Handbook. Microdata Corporation, 1972.

[124]   Micro 800 Computer Reference Manual. Micro Systems Inc., 1969.

[125]   Micro 810 Computer Reference Manual. Micro Systems Inc., 1969.

[126]   Microdata Micro 820 Computer. Microdata Corporation, o. J.

[127]   Maintenance Manual. Micro Systems Inc., o. J.

[128]   Microdata Micro 1600 Computer. Microdata Corporation, o. J.

[129]   Microdata 3200 Microprogramming Reference Manual. Microdata Corporation, 1976.

[130]   Preliminary CIP/2000 Computer Reference Manual. Cimtrol Division, The Cincinnati Milling Machine Co., 1969.

[131]   Cincinnati CIP/2000–CIP/2100 Dedicated and General Purpose Digital Computers. Cincinnati Milling Machine Co., 1970.

[132]   CIP/2100 Preliminary Reference Manual. Cimtrol Division, The Cincinnati Milling Machine Co., 1969.

[133]   CIP/2200 Computer Reference Manual. Cincinnati Milacron, 1972.

[134]   IBM System/360 Model 25 Functional Characteristics. IBM Systems Reference Library A24-3510-0. IBM Corporation, 1968–1972.

[135]   IBM System/360 Model 25 Microprogram Listing System/360 Emulator. IBM Field Engineering Education Supplementary Course Material. IBM Corporation, 1970.

[136]   2025 Processing Unit. IBM Field Engineering Education Student Self-Study Course. IBM Corporation, 1969.

[137]   2025 Processing Unit. IBM Field Engineering Theory of Operation. IBM Corporation, 1968.

[138]   Organick, Elliott I.; Hinds, James J.: Interpreting Machines: Architecture and Programming of the B1700/B1800 Series. North-Holland, 1978.

[139]   Wilner, Wayne D.: B 1700 Design and Implementation. Burroughs, 1972.

[140]   MAX 2 Computer System Reference Manual and Microprogramming Guide. International Meta Systems, Inc., 1987, 1988.

[141]   Wakefield, S. P.; Flynn, M. J.: Reducing execution parameters through correspondence in computer architecture. IBM J. Res. Dev. Vol. 31, No. 4 (July 1987), S. 420 – 434.

[142]   LaMothe, André: Black Art of 3D Game Programming. Waite Group Press, 1995.

[143]   LaMothe, André: Tricks of the Windows Game Programming Gurus. Sams, 1999.

[144]   GE-635 System Manual. General Electric Company, 1964.

[145]   GE-645 System Manual. General Electric Company, 1968.

[146]   Organick, Elliott I.: The Multics System: An Examination of Its Structure. Massachusetts Institute of Technology, 1972.

[147]   DPS/Level 68 & DPS 8M Multics Processor Manual. Honeywell Information Systems, Inc., 1985.

[148]   8086 Relocatable Object Module Formats. Intel Corporation, 1981.

[149]   Intel® 64 and IA-32 Architectures Optimization Reference Manual. Order Number: 248966-015. Intel, 2007.

[150]   DOS and TOS Assembler Language, Release 26. IBM Systems Reference Library GC24-3414-8, IBM Corporation, 1968–1972.

[151]   DOS Supervisor and I/O Macros, Release 26.2. IBM Systems Reference Library GC24-5037-12, IBM Corporation, 1966–1973.

[152]   Matthes, Wolfgang: Hardware Resources: a generalizing view on computer architectures. ACM SIGARCH Computer Architecture News, Vol. 18 , Issue 2 (June 1990), S. 7–14.

[153]   Matthes, Wolfgang: How many operation units are adequate? ACM SIGARCH Computer Architecture News, Vol. 19, Issue 4 (June 1991), S. 94–108.

[154]   IBM System/360 Principles of Operation. Form A22-6821-7. IBM, 8th ed. 1968.

[155]   Cohen, John: How Good is the PDP-11? Interoffice Memorandum, Digital Equipment Corporation, 1969.

[156]   PDP11 Handbook. Digital Equipment Corporation, 1979.

[157]   Lawrence, Donald S. Jr.: Introduction to Programming the PDP-11. Digital Equipment Corporation, 1974.

[158] VAX11/780 Architecture Handbook. Digital Equipment Corporation, 1978.

[159] Leonard, Timothy E. (ed.): VAX Architecture Reference Manual. Digital Equipment Corporation, 1987.

[160] Bach, Maurice J.: The Design of the UNIX Operating System. Prentice-Hall, 1990.

[161] 8086/8088 User's Manual Programmer's and Hardware Reference Manual. Intel Corporation, o. J.

[162] Liu, Yu-cheng; Gibson, Glenn A.: Microcomputer systems: the 8086/8088 family: architecture, programming, and design. Prentice-Hall, 1986.

Ergänzende Literaturhinweise zur Rechnerarchitektur:

[A1] Bell, Gordon J.; Siewiorek, Danien P.; Newell, Allen: Computer Structures: Readings and Examples: McGraw-Hill, 1982.

[A2] Blaauw, Gerrit A.; Brooks Jr., Frederick P.: Computer architecture: Concepts and Evolution. Addison-Wesley, 1997.

[A3] Giloi, W. K.: Rechnerarchitektur. Springer, 1981

[A4] Giloi, W. K.: Die Entwicklung der Rechnerarchitektur von der von Neumann-Maschine bis zu Rechnern der "fünften Generation". Elektronische Rechenanlagen, 26. Jahrgang (1984), Heft 2, S. 55 – 70.

[A5] Bell, Gordon J.; Mudge, Craig, J.; McNamara, John E.: Computer Engineering. A DEC View of Hardware Systems Design. Digital Press, 1978.

[A6] Hennessy, John L.; Patterson, David A.: Computer Architecture. A Quantitative Approach. Morgan Kaufmann, 2003.

[A7] Baer, Jean-Loup: Microprocessor Architecture: From Simple Pipelines to Chip Multi-processors. Cambridge University Press, 2009.

[A8] Doran, R. W.: Computer Architecture: A Structured Approach. Academic Press, 1979.

[A9] Chu, Y. (ed.): High-Level Language Computer Architecture. Academic Press, 1975.

[A10] Myers, Glenford L.: Advances in Computer Architecture. Wiley, 1982.

[A11] Levy, Henry M.: Capability-Based Computer Systems. Digital Press, 1984.

[A12] Organick, Elliott I.: A Programmer's View on the Intel 432 System. McGraw-Hill, 1983.

[A13] iAPX 432 General Data Processor Architecture Reference Manual. Intel Corporation, 1981–1983.

Ergänzende Literaturhinweise zur Mikroprogrammierung:

[M1]   Wilkes, Maurice V.; Stringer, J. B.: Microprogramming and the Design of the Control Circuits in an Electronic Digital Computer. Proceedings Cambridge Philosophical Society, Vo. 49, No. 2, 1953, S. 230–238.

[M2]   Wilkes, M. V.: The Growth of Interest in Microprogramming: A Literature Survey. Computing Surveys, Vol. 1, No. 3, September 1969, S. 139–145.

[M3]   Agrawala, Ashok; Rauscher, Tomlinson G.: Foundations of Microprogramming: Architecture, Software, and Applications. Academic Press, 1975.

[M4]   32-Bit Microprogrammable Products Am29C300/29300 Data Book. AMD, 1988.

[M5]   Lilith Computer Hardware Manual. Modula Computer Systems, o. J.

[M6]   Varian Microprogramming Guide. Varian Data Machines, 1973.

[M7]   MULTI Micromachine Description. Nanodata, 1976.

[M8]   Microprogrammer's Reference, ECLIPSE MV/10000 Computer. Data General, 1983.

[M9]   Microprogramming with the Eclipse Computer WCS Feature. Technical Reference. Data General, 1974.

[M10] AMI 7300 Microprocessor General and Functional Description / Microinstruction Summary. American Micro-Systems, 1973. (In [I3].)

[M11] Hewlett-Packard 2100 Computer microprogramming guide. Hewlett-Packard, 1972.