Literatur- und Quellenverzeichnis

Internetadressen

Auf umfangreiche Listen von Internetadressen wurde verzichtet, denn die Aktualität solcher Angaben ist naturgemäß begrenzt, und es ist einfacher, sie anzuklicken als sie aus dem Buch abzutippen. Näheres auf den Internetseiten des Verfassers:

[I1]   https://www.controllersandpcs.de

           https://www.controllersandpcnews.de

           https://www.realcomputerprojects.dev

           https://www.realcomputerarchitecture.com

Die umfassenden Archivseiten zur Rechnerarchitektur, Elektronik und zu historischen Computern:

[I2]   http://bitsavers.trailing-edge.com/

[I3]   http://bitsavers.trailing-edge.com/pdf/

[I4]   http://bitsavers.trailing-edge.com/components/

Viele der historischen Texte aus dem nachfolgenden Literatur- und Quellenverzeichnis sind dort zu finden.

Lizenzbedingungen

Die hier mitgeteilten eigenen technischen Lösungen wurden zum Zwecke des Erkenntnisgewinns aus der jeweiligen Problemstellung heraus selbständig entwickelt, ohne nach vorhandenen Lösungen und Prioritäten zu suchen (Clean Slate). Sie sind frei nutzbar (Open Source Hardware). Es gelten die Bedingungen der CERN Open Hardware License Version 2 – Permissive (CERN OHL). Für die Funktionsfähigkeit, die Eignung für eine beliebigen Einsatzzweck und die Freiheit von fremden Urheber- oder Schutzrechten kann keine Garantie übernommen werden. Die Lizenzbedingungen sind – zusammen mit näheren Erläuterungen – u. a. unter folgenden Internetadressen zu finden:

[I5]   https://www.ohwr.org/project/cernohl/wikis/home
           https://www.ohwr.org/project/cernohl/wikis/Documents/CERN-OHL-version-2
           https://ohwr.org/cern_ohl_p_v2.pdf

Quellenangaben

Das folgende Literatur- und Quellenverzeichnis ist hauptsächlich ein Quellennachweis, weniger eine aktuelle Leseliste. Deshalb verweist es vor allem auf ältere oder historische Literatur. Es versteht sich von selbst, daß man die Fachbegriffe in den Titeln als Suchbegriffe nutzen kann, um im Internet nach aktuellen Informationsquellen zu suchen.

Literatur- und Quellenverzeichnis

[1]   von Gersdorff, Kyrill; Schubert, Helmut; Ebert, Stefan: Flugmotoren und Strahltriebwerke. Die deutsche Luftfahrt, Band 2. Bernhard & Graefe, 4. Auflage 2007.

[2]   Rössler, Eberhard: Die Torpedos der deutschen U-Boote. E. S. Mittler & Sohn, 2005.

[3]   Gluschkow, W. M.: Theorie der abstrakten Automaten. Deutscher Verlag der Wissenschaften, 1963.

[4]   Booth, T. L.: Sequential Machines and Automata Theory. Wiley, 1967.

[5]   Starke, P. H.: Abstrakte Automaten. Deutscher Verlag der Wissenschaften, 1969.

[6]   Kohavi, Z.: Switching and Finite Automata Theory. McGraw-Hill, 1978.

[7]   Hopcroft, John E.; Motwani, Rajeev; Ullman, Jeffrey D.: Introduction to Automata Theory, Languages, and Computation. 2nd Edition. Addison-Wesley, 2001.

[8]   Heim, Klaus; Schöffel, Klaus: Binäre Schaltwerke. Aufgaben und Lösungen. Siemens AG, 1971.

[9]   Wendt, Siegfried: Entwurf komplexer Schaltwerke. Springer, 1974.

[10]   Bochmann, Dieter: Automatengraphen. Akademie-Verlag, 1982.

[11]   PDP-14 User's Manual. Digital Equipment Corporation, 1969. (In [I3].)

[12]   PDP-14 Maintenance Manual. Digital Equipment Corporation, 1972. (In [I3].)

[13]   Industrial 14 Systems Manual. Digital Equipment Corporation, 1974. (In [I3].)

[14]   Industrial 14 Software Manual. Digital Equipment Corporation, 1974. (In [I3].)

[15]   ioProject Software Suite. Data Sheet. Form 1473-070723. Opto 22, 2006.

[16]   Chertok, Boris Evseevich: Rockets and People. Vier Bände. NASA History Series SP-2005-4110, SP-2006-4110, SP-2009-4110, SP-2011-4110. National Aeronautics and Space Administration NASA History Office, 2005 bis 2011.

[17]   Stakem, Patrick H.: The History of Spacecraft Computers from the V-2 to the Space Station. PRRB Publishing, 2009 und 2011.

[18]   Xilinx In-System Programming Using an Embedded Microcontroller. Application Note XAPP076. Xilinx, 1997.

[19]   Programming ProASIC3/E Using a Microprocessor. Application Note. Actel, 2005.

[20]   Bochmann, D.; Zakrevskij, A. D.; Posthoff, Ch. (Herausg.): Boolesche Gleichungen. Verlag Technik, 1984.

[21]   Utkin, A. A.: Boolesche Berechnungen und die Lösung logischer Gleichungen. In [20], S. 55–79.

[22]   Watson, Mark: Understanding UML. Newnes, 2006.

[23]   Drusinsky, Doron: Modeling and Verification using UML Statecharts. Newnes, 2006.

[24]   Concept Guide for IAR visualSTATE®. IAR Systems, 1999.

[25]   IAR visualSTATE® Reference Guide. IAR Systems, 2000.

[26]   3.3 Volt CMOS Asynchronous FIFO 512 x 9...16,384x9 Data Sheet. Renesas Electronics Corporation, 2020.

[27]   Thomas, Donald E.; Moorby, Philip R.: The Verilog Hardware Description Language. Fourth Edition. Kluwer, 2000.

[28]   Sagdeo, Vivek: The Complete Verilog Book. Kluwer, 1998.

[29]   PCI Local Bus Specification Revision 2.2. PCI Special Interest Group (PCISIG), 1998.

[30]   Eight-Bit 80C51 Embedded Processors. Data Book. AMD, 1990.

[31]   Gavrilov, M. A.; Zakrevskij, A. D.: LYaPAS: A Programming Language for Logic and Coding Algorithms. Academic Press, 1989.

[32]   Zakrevskij, A. D.: Programming Boolean Computations. In [31], S.167–174.

[33]   Bochmann, D.; Steinbach, B.: Logikentwurf mit XBOOLE. Verlag Technik, 1991.

[34]   Zakrevskij, A. D.: Parallel algorithms for logical control (russ.). Minsk, 1999.

[35]   Steinbach, B.; Zakrevskij, A. D.: Parallel Automaton: Basic Model, Properties and Diagnostics. Technische Universität Freiberg, 1999.

[36]   Steinbach, B.; Zakrevskij, A. D.: Parallel Automaton and its Hardware Implementation. Technische Universität Freiberg, 1999.

[37]   Zakrevskij, A. D.; Steinbach, B.: Sequent Automaton – a Model for Logical Control. Technische Universität Freiberg, 1999.

[38]   Gluschkow, W. M.: Automaton Theory and Formal Microprogram Transformation. Kibernetika, Vol. 1, 1965, S. 1–9, und Cybernetics 1968, S. 1–8.

[39]   Gluschkow, W. M.: Some Problems in the Theories of Automata and Artifical Intelligence. Kibernetika, Vol. 6, 1970, S. 1–9, und Cybernetics 1977, S. 17–27.

[40]   Thayse, A.: Anwendung der Theorie Boolescher Funktionen auf den Entwurf von Algorithmen. In [20], S. 202–215.

[41]   Zuse, Konrad: Der Computer – mein Lebenswerk. Springer, 1984.

[42]   Matthes, Wolfgang: The ReAl Computer Architecture. Proceedings IDAACS 2007, S. 249–254.

[43]   Matthes, Wolfgang: Ressourcen statt Prozessorkerne? NTZ, Heft 7-8 2009, S. 12–16.

[44] Matthes, Wolfgang: Resources instead of Cores? Computer Architecture News, Vol 38, No. 2 (May 2010), S. 49–63.

[45] Matthes, Wolfgang: Resource Algebra and the Future of FPGA Technology. Circuit Cellar 317, December 2016, S. 18–27.

[46] Turing, Alan M.: On computable numbers, with an application to the Entscheidungs-problem. Proceedings of the London Mathematical Society, Series 2, 42 (1936–37), S. 230–265. Nachdruck u. a. in [46] und – mit ausführlichen Erläuterungen – in [48].

[47] Turing, Alan M.: On computable numbers, with an application to the Entscheidungs-problem. A correction. Proceedings of the London Mathematical Society, Series 2, 43 (1937), S. 544–546. Nachdruck u. a. in [46].

[48] Copeland, Jack B. (ed.): The Essential Turing. Clarenton Press, 2004.

[49] Davies, Donald W.: Corrections to Turing's Universal Computing Machine. In [46], S. 103–124.

[50] Petzold, Charles: The Annotated Turing. A Guided Tour through Alan Turing's Historic Paper on Computability and the Turing Machine. Wiley, 2008.

[51] Church, Alonzo: An Unsolvable Problem of Elementary Number Theory. American Journal of Mathematics, 58 (1936), S. 345–363.

[52] Church, Alonzo: The Calculi of Lambda-Conversion. Princeton University Press, 1941.

[53] Post, Emil L: Formal Reductions of the General Combinatorial Decision Problem. American Journal of Mathematics, 65 (1943), S. 197–215.

[54] Post, Emil L: Recursively Enumerable Sets of Positive Integers and their Decision Problems. Bulletin of the American Mathematical Society, 50 (1944), S. 284–316.

[55] Turing, Alan M.: Systems of Logic Based on Ordinals. Proceedings of the London Mathematical Society, Series 2, 45 (1939), S. 161–228. Nachdruck u. a. in [46].

[56] Matthes, Wolfgang: Minimale Maschinen. Logos, 2019.

[57] Knuth, Donald E.: The Art of Computer Programming. 3 Bände + Ergänzungen. Addison-Wesley, 2005.

[58] Knuth, Donald E.: The Art of Computer Programming. Volume 4. Bitwise Tricks & Techniques / Binary Decision Diagrams. Fascicle 1. Addison-Wesley, 2009.

[59] Knuth, Donald E.: The Art of Computer Programming. Volume 1. MMIX. A RISC Computer for the New Millenium. Fascicle 1. Addison-Wesley, 2005.

[60] Hyde, Randall: The Art of Assembly Language. No Starch Press, 2003.

[61] Hyde, Randall: Write Great Code. Volume 1: Understanding the Machine. No Starch Press, 2004.

[62]   Hyde, Randall: Write Great Code. Volume 2: Thinking Low-Level, Writing High-Level. No Starch Press, 2004.

[63]   Flynn, Michael J.; Oberman, Stuart F.: Advanced Computer Arithmetic Design. Wiley, 2001.

[64]   Ercegovac, Milos D.; Lang, Tomas: Digital Arithmetic. Morgan Kaufmann, 2004.

[65]   Koren, Israel: Computer Arithmetic Algorithms. A. K. Peters, 2002.

[66]   Swaroop, Ghosh; Kaushik, Roy: Exploring High-Speed Low-Power Hybrid Arithmetic Units at Scaled Supply and Adaptive Clock-Stretching. School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 (ghosh3, kaushik>@ecn.purdue.edu). IEEE, 2008.

[67]   Shubhajit Roy Chowdhury, Aritra Banerjee, Aniruddha Roy, Hiranmay Saha: A high Speed 8 Transistor Full Adder Design using Novel 3 Transistor XOR Gates. International Journal of Electronics, Circuits and Systems 2, Fall 2008, S. 217 – 223.

[68]   Quach, Nhon T.; Flynn, Michael J.: High-Speed Addition in CMOS. IEEE Transactions on Computers, Vo. 41, No. 12, December 1992, S. 1612–1619.

[69]   Vyas, Amit; Varma, Ambrish: Low Power – High Performance MAC Unit. VLSI Design Project Report. asv 8379 and akv7806@cacs.usl.edu, o. J.

[70]   Sabyasachi, Das; Khatri, Sunil P.: Generation of Optimal Bit-Width Topology of the Fast Hybrid Adder in a Parallel Multplier. ICICDT07. IEEE, 2007.

[71]   Birnbaum, J.; Worley, W. S.: Beyond RISC: High-Precision Architecture. Hewlett-Packard Journal Vol. 36 No. 8 (August 1985), S. 4 – 10.

[72]   Patel, Sanjay; Hwu, Wen-mei: Accelerator Architectures. IEEE Micro, July-August 2008, S. 4–12.

[73]   MicroBlaze Processor Reference Guide UG 081. Xilinx, 2009.

[74]   Matthes, Wolfgang: How many operation units are adequate? ACM SIGARCH Computer Architecture News, Vol. 19, Issue 4 (June 1991), S. 94 – 108.

[75]   Giloi, W. K.: Rechnerarchitektur. Springer, 1981.

[76]   Giloi, W. K.: Die Entwicklung der Rechnerarchitektur von der von Neumann-Maschine bis zu Rechnern der "fünften Generation". Elektronische Rechenanlagen, 26. Jahrgang (1984), Heft 2, S. 55 – 70.

[77]   Connors, Thomas L.: Microprogramming Briefing October 1968. ESD-TR-68-440. Electronic Systems Division United States Air Force, 1969.

[78]   OpenPeak Conversion from RISC Architecture with External DSP to Intel Architecture Boosts Performance Up to 10X. Case Study 320950. Intel, 2008.

[79]   Matthes, Wolfgang: Hard- und Software. Embedded Electronics, Band 3. Elektor, 2011.

[80]   MAX II CPLDs as Voltage Level Shifters. Application Note 490. Altera, 2007.

[81]   Steele, Denny: Cut Power 100X Using CPLD Coprocessors in Portable Applications. Altera, 2007.

[82]   Six Ways to Replace a Microcontroller with a CPLD. White Paper WP-01041. Altera, 2007.

[83]   Using Zero-Power CPLDs to Substantially Lower Power Consumption in Portable Applications. White Paper WP-01042. Altera, 2007.

[84]   MAX II Device Handbook. Altera, 2007.

[85]   Thornton, J. E.: Design of a Computer. The Control Data 6600. Scott, Foresman and Company, 1970.

[86]   HEP Principles of Operation. Denelcor, 1981.

[87]   HEP Research Papers. Denelcor, o. J.

[88]   Chapman, Ken: Performance + Time = Memory (Cost Saving with 3-D Design). White Paper WP 273. Xilinx, 2008.

[89]   Rojas, Raùl: Die Rechenmaschinen von Konrad Zuse. Springer, 1998.

[90]   Kämmerer, Wilhelm: Digitale Automaten. Akademie-Verlag, 1969.

[91]   Wilkes, M. V.: The Best way to Design an Automatic Calculation Machine. Report of Manchester University Computer Inaugural Conference, July, 1051, S. 16–18.

[92]   Wilkes, Maurice V.; Stringer, J. B.: Microprogramming and the Design of the Control Circuits in an Electronic Digital Computer. Proceedings Cambridge Philosophical Society, Vo. 49, No. 2, 1953, S. 230–238.

[93]   Wilkes, M. V.: The Growth of Interest in Microprogramming: A Literature Survey. Computing Surveys, Vol. 1, No. 3, September 1969, S. 139–145.

[94]   Bell, Gordon C.: What Have We Learned from the PDP-11? Digital Equipment Corporation, o. J.

[95]   Intel® 64 and IA-32 Architectures Optimization Reference Manual. Intel, 2007.

[96]   AMD Athlon Processor x86 Code Optimization Guide. AMD, 2002.

[97]   Software Optimization Guide for AMD64 Processors. AMD, 2005.

[98]   Matthes, Wolfgang: Hardware Resources: a generalizing view on computer architectures. ACM SIGARCH Computer Architecture News, Vol. 18 , Issue 2 (June 1990), S. 7–14.

[99]   PICmicro Mid-Range MCU Family. Microchip Technology Inc., 1997.

[100] PIC16(L)F1508/9 20-Pin Flash, 8-Bit Microcontrollers with XLP Technology. Microchip Technology Inc., 2011–2014.

[101] PIC17C7XX High Performance 8-bit CMOS EPROM Microcontrollers with 10-bit A/D. Microchip Technology Inc., 1998–2013.

[102] PIC18(L)F67K40 64-Pin, Low Power, High Performance Microcontrollers with XLP Technology. Microchip Technology Inc., 2016–2017.

[103] MAX 2 Computer System Reference Manual and Microprogramming Guide. International Meta Systems, Inc., 1987, 1988.

[104] Nios II Processor Reference Handbook. Altera, 2010.

[105] Organick, Elliott I.; Hinds, James J.: Interpreting Machines: Architecture and Programming of the B1700/B1800 Series. North-Holland, 1978.

[106] Wilner, Wayne D.: B 1700 Design and Implementation. Burroughs, 1972.

[107] Rojas, Raùl: Die Architektur der Rechenmaschinen Z1 und Z3. August 2000.

[108] Schweier, Ursula; Saupe, Dietmar: Funktions- und Konstruktionsprinzipien der programmgesteuerten mechanischen Rechenmaschine "Z1". Arbeitspapiere der GMD 321. Gesellschaft für Mathematik und Datenverarbeitung mbH, 1988.

[109] M6800 Microprocessor Applications Manual. Motorola Inc., 1975.

[110] M6800 Microprocessor Programming Manual. Motorola Inc., 1975.

[111] Nova Line Computers Programmer's Reference Manual. Data General, 1976.

[112] User's Manual / Programmer's Reference microNova Computers. Data General, 1976.

[113] ProASIC 3 Handbook. Actel, 2008.

[114] Quartus II Version 5.0 Handbook. Altera, 2005.

[115] Stratix II Device Handbook. Altera, 2005.

[116] Spartan-3 Generation FPGA User Guide. Xilinx, 2008.

[117] Matthes, Wolfgang: Fehlersuchen in der Computer- und Digitaltechnik Band 2. Prüf- und Testsoftware. Elektor, 1999.

[118] 8-bit AVR Microcontroller with 16/32/64/128 KBytes In-System Programmable Flash. Datasheet. Atmel, 2010.

[119] Becke, Georg; Haseloff, Eilhard: Das TTL-Kochbuch. Digitaler Schaltungsentwurf in Theorie und Praxis. Texas Instruments, 1996.

[120] Metastable Response in 5-V Logic Circuits. SDYA006. Texas Instrumens, 1997.

[121] 8-bit Atmel XMEGA D Microcontroller. XMEGA D Manual. Atmel, 2013.

Ergänzende Literaturhinweise zur Rechnerarchitektur:

[A1]   Bell, Gordon J.; Siewiorek, Danien P.; Newell, Allen: Computer Structures: Readings and Examples: McGraw-Hill, 1982.

[A2]   Blaauw, Gerrit A.; Brooks Jr., Frederick P.: Computer Architecture: Concepts and Evolution. Addison-Wesley, 1997.

[A3]   Bell, Gordon J.; Mudge, Craig, J.; McNamara, John E.: Computer Engineering. A DEC View of Hardware Systems Design. Digital Press, 1978.

[A4]   Hennessy, John L.; Patterson, David A.: Computer Architecture. A Quantitative Approach. Morgan Kaufmann, 2003.

[A5]   Baer, Jean-Loup: Microprocessor Architecture: From Simple Pipelines to Chip Multiprocessors. Cambridge University Press, 2009.

[A6]   Doran, R. W.: Computer Architecture: A Structured Approach. Academic Press, 1979.

[A7]   Chu, Y. (ed.): High-Level Language Computer Architecture. Academic Press, 1975.

[A8]   Myers, Glenford L.: Advances in Computer Architecture. Wiley, 1982.

[A9]   Levy, Henry M.: Capability-Based Computer Systems. Digital Press, 1984.

[A10]   Organick, Elliott I.: A Programmer's View of the Intel 432 System. McGraw-Hill, 1983.

[A11]   iAPX 432 General Data Processor Architecture Reference Manual. Intel Corporation, 1981–1983.

[A12]   8086/8088 User's Manual Programmer's and Hardware Reference Manual. Intel Corporation, o. J.

[A13]   Liu, Yu-cheng; Gibson, Glenn A.: Microcomputer systems: the 8086/8088 family: architecture, programming, and design. Prentice-Hall, 1986.

Ergänzende Literaturhinweise zur Mikroprogrammierung:

[M1]   Husson, Samir S.: Microprogramming. Principles and Practices. Prentice-Hall, 1970.

[M2]   Agrawala, Ashok; Rauscher, Tomlinson G.: Foundations of Microprogramming: Architecture, Software, and Applications. Academic Press, 1975.

[M3]   Majorov, S. A.; Novikov, G. I.: Principy organizacii cifrovych mashin. Mashinostrojenie, Leningrad 1974 (russ.).

[M4]   Lilith Computer Hardware Manual. Modula Computer Systems, o. J.

[M5]   Varian Microprogramming Guide. Varian Data Machines, 1973.

[M6]   MULTI Micromachine Description. Nanodata, 1976.

[M7]   Microprogrammer's Reference, ECLIPSE MV/10000 Computer. Data General, 1983.

[M8]   Microprogramming with the Eclipse Computer WCS Feature. Technical Reference. Data General, 1974.

[M9]   AMI 7300 Microprocessor General and Functional Description / Microinstruction Summary. American Micro-Systems, 1973.

[M10]   Hewlett-Packard 2100 Computer microprogramming guide. Hewlett-Packard, 1972.

[M11]   Microdata 3200 Microprogramming Reference Manual. Microdata Corporation, 1976.

[M12]   1160 Microprogramming Specification. Digital Equipment Corporation, 1977.

[M13]   Shriver, Bruce D.: A Description of the MATHILDA System. Aarhus University, 1973.

[M14]   Kornerup, Peter; Shriver, Bruce D.: An Overview of the MATHILDA System. Aarhus University, 1974.

Maschinendokumentation:

[MD1]   System /360 Model 40 Functional Units. IBM Field Engineering Manual of Instruction. IBM Corporation, 1970.

[MD2]   Model 30 Microprogramming Language. IBM Confidential. IBM Corporation, o. J.

[MD3]   System /360 Model 40 CPU and Channels. IBM Field Engineering Supplementary Course Material. IBM Corporation, 1970.

[MD4]   System /360 Model 50 Multiplexor Channel Field Engineering Theory of Operation. IBM Corporation, 1966.

[MD5]   IBM System /370 Principles of Operation. IBM Corporation, 1987.

[MD6]   An Introduction to Microprogramming. IBM Corporation, 1971.

[MD7]   System /360 Model 50 2050 Processing Unit. IBM Field Engineering Diagram Manual. IBM Corporation, 1966.

[MD8]   2030 Processing Unit IBM Field Engineering Manual of Instruction. IBM Corporation, 1965.

[MD9]   System /360 Model 30 IBM Field Engineering Handbook. IBM Corporation, o. J.

[MD10]   System /360 Model 30 2030 Processing Unit. IBM Field Engineering Theory of Operation. IBM Corporation, 1967.

[MD11]   System /360 Model 40 2040 Processing Unit. IBM Field Engineering Diagram Manual. IBM Corporation, 1970.

[MD12]   System /360 Model 40 Comprehensive Introduction. IBM Field Engineering Theory of Operation. IBM Corporation, 1970.

[MD13]   System /360 Model 40 IBM Field Engineering Handbook. IBM Corporation, o. J.

[MD14]   IBM System/360 Model 25 Functional Characteristics. IBM Corporation, 1972.

[MD15]   IBM System/360 Model 25 Microprogram Listing System/360 Emulator. IBM Field Engineering Education Supplementary Course Material. IBM Corporation, 1970.

[MD16]   2025 Processing Unit. IBM Field Engineering Education Student Self-Study Course. IBM Corporation, 1969.

[MD17]   2025 Processing Unit. IBM Field Engineering Theory of Operation. IBM Corporation, 1968.

[MD18]   IBM System /370 Model 145 Reference Summary. IBM Corporation, 1972.

[MD19]   3145 Processing Unit Theory-Maintenance. IBM Maintenance Library. IBM Corporation, 1971.

[MD20]   Spectra 70 System 7045 Processor EO Flow Charts. RCA Corporation, 1966.

[MD21]   Control Data 5600 Series of Microprogrammable Processors Reference Manual. Control Data Corporation, 1972.

[MD22]   Basic System Controller Model 65109 Hardware Reference Manual. Control Data Corporation, 1977.

[MD23]   CDC 1700 Transform with Micro Memory Hardware Maintenance Manual. Control Data Corporation, 1977.

[MD24]   Honeywell LSI-6 User's Manual. Honeywell Corporation, 1982.

[MD25]   Altera EPS448 SDAM EPLD Stand-Alone Microsequencer Data Sheet. Altera Corporation, 1991.

[MD26]   32-Bit Microprogrammable Products Am29C300/29300 Data Book. AMD Corporation, 1988.

[MD27]   Matthes, Wolfgang: Interne Entwicklungsdokumentation. OEM-Entwicklungen – ohne veröffentlichte Handbücher – sind schwierig zu dokumentieren, zumal wenn sie Jahrzehnte zurückliegen. Sie sind aber Quellen einiger der Schaltungslösungen, die hier vorgestellt wurden. Was noch vorhanden ist, sind eigene Aufzeichnungen und Verweise auf die zugehörigen Patentschriften. Sie sind im Internet verfügbar ([I1]).